• wewbull@feddit.uk
    link
    fedilink
    English
    arrow-up
    17
    ·
    5 months ago

    In terms of specifications all I can find is that this has a 2.0GHz 8-core RV64 processor with Vector. That’s not a lot of info.

    Does anybody know anything more about it? Performance level, battery life, etc. I expect this is really a phone or SBC level processor, so it should sip power, right?

    • Synapse@lemmy.world
      link
      fedilink
      English
      arrow-up
      28
      ·
      5 months ago

      Do not expect this thing to be a daily driver. It’s aimed at developers who need a Risc-V testing platform. Very few Software will run on it unless you can spend hours making it compile for Risk-V and lets not talk about drivers. Also it will likely cost over $1000.

      I am exited for the future of Risc-V in the consumer space, but we aren’t there yet.

    • barsoap@lemm.ee
      link
      fedilink
      English
      arrow-up
      15
      ·
      edit-2
      5 months ago

      Performance level

      Not good. That bench is from a BananaPi with the same SoC, via reddit (sorry).

      Maybe about an A55. If you want a performant RISC-V you’ve gotta wait until stuff leaks out of the European Supercomputer stuff onto the market though that one probably won’t have good IPC either unless it’s vector, or maybe one of the big chip design companies will grace us with a chip with a RISC-V insn decoder.

      • wewbull@feddit.uk
        link
        fedilink
        English
        arrow-up
        1
        ·
        5 months ago

        I think those will have to have fairly good IPC, otherwise they won’t be able to keep the array processors fed with work.

        Guess we’ll see.

        • barsoap@lemm.ee
          link
          fedilink
          English
          arrow-up
          1
          ·
          edit-2
          5 months ago

          You can keep the array processors fed with low IPC and frequency by having absolutely massive vector lengths, the engineering for that kind of processor isn’t in the pipeline, branch prediction etc. it’s in the APUs and how to stream data into them. Much more like GPUs, in fact RISC-V has instructions for gather/scatter.